In addition to General Purpose Processors (GPP), Multicore SoCs equipping modern mobile devices contain specialized Digital Signal Processor designed with the aim to provide better performance and low energy consumption properties. However, the experimental measurements we have achieved revealed that system overhead, in case of DSP video decoding, causes drastic performances drop and energy efficiency as compared to the GPP decoding. This paper describes DyPS, a new approach for energy-aware processor switching (GPP or DSP) according to the video quality. We show the pertinence of our solution in the context of adaptive video decoding and describe an implementation on an embedded Linux operating system with the help of the GStreamer framework. A simple case study showed that DyPS achieves 30% energy saving while sustaining the decoding performance.
INTRODUCTION
Nowadays, mobile devices such as smart-phones and tablets include more and more powerful hardware. For example, a hardware configuration including a processor clocked at more than 1 GHz frequency becomes common. However the use of high frequencies requires higher voltage levels and leads to an increase in energy consumption due to the quadratic relation between the dynamic power and the supplied voltage in CMOS circuits [6] . In a context where Lithium battery technologies are not evolving fast enough, the autonomy duration of those devices becomes a very critical issue [4] especially when using processor intensive applications such as video playback. In [7] , it is shown that video playback is the most important energy intensive mobile application. This is due to the important use of the processing resources responsible of more than 60% of the consumed energy.
To overcome this issue, Digital Signal Processors (DSP) are a solution used to provide better performance-energy properties. Indeed, the use of parallelism in data processing increases the performance without requiring higher voltages and frequencies [16] . This makes them an energy-efficient choice in energy constrained devices [23] such as smartphones and tablets where they are integrated in multi-core SoCs in addition to GPP [22] .
When decoding a video stream, the use of the full processing capabilities of the hardware is not always necessary. For example, due to bandwidth limitation, the video may be coded in a low quality which leads to less decoding processing requirements [10] . In this case, in order to save energy, one might use dynamic voltage and frequency scaling feature provided by some low-power processors. This mechanism is used to scale down the voltage and the frequency in case of low processing workloads [17] .
In addition to the above-stated energy considerations, the operation system overhead is an important parameter to consider especially in case of DSP video coding. In fact, the inter-processor communication generates a system overhead resulting from cache memory coherency maintenance, parameters passing, and I/O latency. This overhead is not negligible in case of decoding a low quality video requiring less processing power. In such case, as confirmed by experimental performance and energy consumption measurements [5] , it was shown that a GPP video decoding can be the best choice in many cases as compared to the DSP decoding.
Accordingly, we propose in this paper an implementation of an energy-aware dynamic processing resources selection technique. This new approach allows a transparent processor switching (DSP/GPP) on a multi-core SoCs including a GPP and a DSP in a context of adaptive decoding of different video qualities.
The remainder of this paper is organized as follows : In section 2, the problem statement and context are given. In sections 3, the proposed solution is described. The implementation details, experimental evaluation and results are discussed in section 4 and 5 respectively. Related works on energy consideration of video decoding on Multi-core SoCs are discussed in section 6. Finally, conclusions and some future work perspectives are given in Section 7.
PROBLEM STATEMENT AND CONTEXT

Problem Statement
When decoding a video stream using a DSP, the interprocessor communication may generate a system overhead, and thus additional energy consumption [9, 2] . As an illustration, Fig. 1 describes the steps of a typical DSP video decoding process controlled by a GPP. The video frames are supposed in an input buffer in the memory. (as the frame may be located in the cache) to a shared memory so that the DSP can access it.
2. The GPP sends the parameters to the DSP codec via a GPP/DSP hardware bus.
3. The DSP invalidates the entries in its cache corresponding to a frame buffer in the shared memory.
4. The DSP decodes and transfers the frame to the output buffer.
5. The DSP sends the return status to the GPP.
In fact, both DSP and GPP have their proper cache memory and communicate using a shared memory. This imposes to manage cache coherency each time the DSP shares a data with the GPP. In addition, from the operating system level, The GPP/DSP communication is managed by a driver. A frame (a compressed picture) decoding is considered, from the GPP point of view, as an I/O operation generating a system latency caused by entering the idle state and handling of hardware interrupt. In addition, the GPP/DSP data transfers are generally achieved using Direct Memory Access (DMA) which offloads the processor from memory data transfers tasks but induces additional I/O and interrupt latency.
A frame based DSP decoding analysis showed that the system overhead cannot be neglected in case of low video quality DSP decoding [5] . For example, Figure 2 shows the measured power consumption during the execution of the above steps on an OMAP3530 SoC containing a Cortex A8 ARM processor and a TMS320C64X DSP. Two video qualities are used : 4cif (704x576) and qcif (176x144) resolution with 4 Mb/s and 256 Kb/s bit-rate respectively. The ARM processor and the DSP are clocked at 720 MHz and 520 MHz frequency respectively.
In Figure 2 , the DSP frame decoding phase is represented by the strip varying between 0.7 W and 1.1 W corresponding to [32 ms, 62ms] and [6.2 ms, 7.5ms] intervals (4cif and qcif respectively). This phase is terminated by a burst of DMA transfers of the decoded frame macro-blocks from the DSP cache to the shared memory. This phase corresponds to the intervals [56 ms, 62 ms] and [7.2 ms, 7.5 ms] and is illustrated by an increase in memory power consumption. When the DSP terminates the frame decoding, it returns to the GPP (ARM Cortex A8) the execution status and enters the idle state. This event occurs, for example in Fig. 2 -a (4cif ) at 25 ms. The ARM wakeup latency is represented by the power level 0.66 W. The ARM wakeup event is represented by the power transition from 0.64 W to 0.85 W level.
A deeper performance and energy measurement showed that the processing which is not related to frame decoding (system overhead) represents 50% of the total processing time and 30% of the consumed energy in case of qcif resolution. This is not negligible and may have an impact on the overall performance and energy properties of video decoding we discuss hereafter. Figure 4 shows a comparison between the energy consumption (mJ/Frame) of ARM and DSP video decoding for the same sequence according to the video bit-rate, resolution and processor frequency. One can observe that in case of qcif and low bit-rate cif resolution (352x288), the ARM video decoding is more energy-efficient than the DSP.
Energy consumption Impact
More information on performance and energy behavior of DSP decoding in term of video quality can be found in [5] . In the next section, we discuss the opportunity to exploit these results in a adaptive video decoding context.
Context
In mobile devices, a video content may be accessed using heterogeneous networks. Figure 5 illustrates an examples of some network technologies and their bandwidth capabilities which range from tens of Kbits to tens of Mbits per seconds. Consequently, the video quality should vary when the mobile device roams from a network to another. In addition, the bandwidth may fluctuate within the same network due to network congestion. In this context, novel streaming and video coding standards [21, 19] are designed to adapt dynamically the video content quality to fit with the available networks bandwidth. Based on the aforementioned observations, one can leverage such dynamic video adaptation by selecting the best suitable processing resource (GPP or DSP) available on multi-core SoCs for a better energy-efficiency.
PROPOSED SOLUTION
We designed here a solution that consists in selecting the best processing resource in the context of adaptive video decoding on multi-core SoC containing a GPP and DSP. 
Scope
Two video quality adaptation approaches exist: The scalable video coding [19] and adaptive streaming [21] . In the first one, a video content is coded in a self-contained file containing multiple layers : a base video quality layer and multiple enhancement layers. The enhancement layer consists of incremental data which allow to obtain a higher video quality starting from the base layer. In this case, there is a dependency between the different video qualities. On the other hand, in adaptive streaming, a single video content is coded in independent streams having different qualities. each stream is divided into smaller units (video sequences of few seconds) called chunks. The quality adaptation is achieved at a chunk granularity. Each chunk is decoded independently from the other chunks. Figure 6 illustrates these two approaches.
Adaptation logic
Based on the observations discussed in section 2, we propose to implement a processor switching policy according to the video resolution. The implemented video player switches to ARM video decoding in case of low video resolutions (qcif ) and to DSP decoding for higher resolution (cif /4cif ). By doing so, the video decoder would select the best processing resources achieving the decoding task using the least energy as illustrated in Figure 7 . 
Figure 7: Optimal energy consumption according to resolution
We choose to implement such logic in case of dynamic adaptive streaming scenario because: 1) it is more used in real life as compared to scalable coding, 2) As discussed in section 3.1, the different video qualities are independent from each other (unlike scalable coding) which allows to one video chunk to be decoded in a GPP and the next one on the DSP without worrying about any dependency issue.
In what remains, we discuss the implementation details of the proposed dynamic processor switching technique in case of adaptive video streaming regardless of any existing video streaming technology and standard [21, 1, 3] . This technique is implemented on an embedded Linux operating systems using the GStreamer multimedia framework.
DYPS DESIGN AND IMPLEMENTATION
Hardware Setup
DyPS (Dynamic Processor Switching) was implemented on the OMAP3530 EVM board containing the low-power OMAP3530 SoC consisting of a Cortex A8 ARM processor and TMS320C64X DSP. The power consumptions of the DSP and the ARM processors are measured using the Open-PEOPLE framework [20] , a multi-user and multi-target power and energy optimization platform and estimator. It includes the NI-PXI-4472 digitizer allowing up to a 100 KHz sampling rate.
Software Setup
On this hardware platform, the Linux operating system version 2.6.32 was used. The H264/AVC video decoding was achieved using GStreamer [8] , a multimedia development framework. The ARM decoding, was performed using ffdec h264, a plug-in based on the widely used ffmpeg/libavcodec library compiled with the support of NEON SIMD GStreamer is a framework for creating streaming multimedia applications. It has a modular design based on plugins that provide various codecs and other functionalities. In GStreamer, an Element is the most important object. It has one specific function, which can be, for example, the reading of data from a file, decoding of this data or witting it to a display device. Many elements can be linked together to form a Pipe and let data flow through this chain. As illustrated in Figure 8 , In a typical decoding chain, the Elements are connected thanks to Pads which are used to negotiate links and data flow between them. Data flows out of one element through one or more source Pads, and elements accept incoming data through one or more sink Pads. The types of these data are described as a GstCaps (Capabilities).
In addition, GStreamer provides powerful communication and synchronization mechanisms. Thus, different Elements can exchange various types of messages through a Bus and rise Events which can be handled synchronously by a dedicated handler. The above-described GStreamer features make it suitable to implement our proposed solution since we have to deal with dynamic events related to video quality adaptation decoding using two types of codecs targeting a ARM and DSP processor.
DyPS design
In the proposed solution, we reproduce a typical adaptive streaming scenario where a video content is coded in different qualities and divided into small chunks. Each chunk is coded using a video compression standard (in our case, H.264/AVC) and contained in an MP4 file format. Thus, a complete decoding pipe consists of the following elements:
• filesrc : for reading the video file.
• qtdemux : for extracting the video content (H.264/AVC coded data) from the MP4 files.
• ffdec h264 or TIViddec2 : for decoding the coded H.264/AVC data using the ARM processor or the DSP.
• xvimagesink : for displaying the video content.
In DyPS, we suppose that different chunks are contained in one MP4 file. As illustrated in Fig. 9 : a video file is read using filesrc element (1) then its video content is extracted (2) using qtdemux demuxer. This element rises a "new pad" event (3) when it detects a new video chunk. According to the Pad type (in our case, the video resolution), a dedicated event handler plugs dynamically (4) the demuxer to (5). When a video chunk is totally played, an "End Of Stream" (EOS) message is sent via the communication bus (6) . Each time an EOS is sent, a message listener treats it by retrieving a pad from the list (7) and plugs it to a decoder element (ARM or DSP decoder) according to the video quality (8) . The processor switching is achieved at this step. The selected decoder is then connected to the xvimagesink display element. All these functionalities are controlled from the application using an API provided by the GStreamer framework.
CASE STUDY
As discussed in section 3.2, we have configured DyPS to play qcif videos on ARM processor and higher resolution on DSP processor. 10 seconds H.264/AVC Harbor video chunks was grouped in a MP4 file as illustrated in Figure 10 . The player (with DyPS plugged) achieved a transparent processor switching according to the decoded video resolution. Figure 11 shows the power consumption plots resulting from decoding consecutive (cif, 4Mb/s) and (qcif, 512 Kb/s) chunks when disabling (Fig. 11-a) and enabling ( Fig. 11-b ) the processor switching. One can observe that switching to ARM decoding in case of qcif resolution allows to reduce to power consumption. A 30% energy saving is achieved in this example as compared to the DSP decoding when using DyPS without impact on the performances. 
RELATED WORKS
Video decoding performance and energy consumption optimization issue has been addressed by many works. In [16] , the performance and energy consideration when using pipelines and parallelism in CMOS circuits is studied and it was shown why these architectures increase the energy efficiency. In [24] , the particular case of H.264 video decoding is analyzed and an energy-aware architecture design methodology is proposed for energy efficient H.264/AVC decoding. At this level, the impact on the energy consumption of application and operating system layers are not considered.
At a higher level, In [10] , H.264/AVC decoding performance is characterized on different GPP processor architectures at CPU cycle level. This approach is used in [15] for energy characterization and modeling of the different H.264/AVC decoder modules. The results were used to develop an energy-aware video decoding strategy for ARM processor supporting DVFS feature. The result of this study are generalized in [14] for considering the variation in video bit-rate. These studies was focusing only on GPP processor.
Many works studied the performance and energy consumption of DSP video decoding. In [18, 13, 9] , performance consideration of DSP decoding are analyzed especially regarding cache coherency maintenance and DMA transfers. In [12] , energy characterization of DSP processing is addressed in terms of memory access and DMA transfers. In [11] , DSP video decoding energy consumption is analyzed in terms of different video coding qualities. Many of these studies highlight the performance and the energy efficiency of the DSP video decoding.
In this work a combined GPP/DSP decoding technique in a context of adaptive video decoding was proposed width the objective to save energy. As far as we know, no study proposed before such an approach.
CONCLUSION
In this paper, we described DyPS: a new technique for energy-aware dynamic processor switching based on energy consumption properties of GPP and DSP when decoding video. We have shown the benefit of using such a technique for energy saving in a context of dynamic video streaming. The feasibility of this technique was demonstrated by implementing it on the flexible and powerful GStreamer multimedia frameworks on embedded Linux platform. The processor switching criteria was based on the video resolution. This can be generalized to the video bit-rate. DyPS was validated on one hardware platform and a more thorough validation is to be performed on other platforms by characterizing the performance and energy consumption of GPPs and DSPs in order to confirm the optimal energy consumption configuration (see Figure 7) .
A more elaborate policy can be envisaged for driving the processor switching technique. For example, the overall system load is an important criteria to be considered. In fact, even ARM decoding is more energy efficient for some video qualities, the use of the DSP offloads the ARM processor and lets the operating system or other application execute tasks without impacting the video playback. Thus, we can suggest to schedule a systematic DSP video decoding starting from a given system load threshold.
This work is a proof of concept and as a future works, we plan to implement this technique in a real adaptive streaming client and to extend the switching criteria to the bit-rate and the system load.
